Home > Communication Service Provider Solutions > Enabling Telecom Transformation > 5G Disaggregated RAN Performance Benchmarking Insights > Inline L1 acceleration
The “Inline L1 acceleration” architecture offloads all the L1 functions. As depicted in the diagram above for “Inline L1 Acceleration”, the CPU processes the UE traffic that arrives at the DU from the higher layers (PDCP through the Midhaul) using DU-L2 (RLC and MAC Scheduler). It then forwards it to L1 using FAPI P5 and P7 interfaces.
In this example, L1 offloads all its tasks, including Forward Error Corrections (FEC) base-band encoding, rate matching and scrambling, modulation, layer mapping, precoding, RE matching and encapsulate into eCPRI packets before sending to fronthaul. The same applies in the uplink direction—all L1 tasks are offloaded from the CPU before packets are delivered to the upper layers.